Authors: R. Şinca1 and CS. Szász1
View More View Less
  • 1 Technical University of Cluj, Cluj, Romania
Open access

Cross Mark

The paper presents a fault-tolerant digital system design and development strategy for high reliability hardware architectures implementation. Starting from the general consideration that digital hardware systems play a key role in a large scale of control systems implementation, a triple modular redundancy (TMR) solution it is proposed for development. For this reason, the well-known 1 bit majority voter configuration has been extended and generalized to the full control bus of a digital control system. Computer simulations show that the proposed hardware solution fulfills in all the theoretical expectations and it can be used for experimental tests and implementation. The presented design solution and conclusions are well suited to generalization for a wide range of fault-tolerant digital systems development ranging from reliable and safety servo control applications up to high reliability parallel and distributed computing hardware architectures.

  • [1]

    Johnson B. W. (1989), Design and Analysis of Fault-tolerant Digital Systems. Addison-Wesley series in electrical and computer engineering, ISBN 0-201-07570-9.

    • Search Google Scholar
    • Export Citation
  • [2]

    Dunrova E. (2008), Fault Tolerant Design: An Introduction. Kluwer Academic Publishers, Boston/Dordrecht/London.

  • [3]

    Sari A. , Akkaya M. (2015), Fault tolerance mechanisms in distributed systems. Int. J. Communications, Network and System Sciences, 8, 471482, Published Online December 2015 in SciRes. http://www.scirp.org/journal/ijcns, http://dx.doi.org/10.4236/ijcns.2015.812042

    • Search Google Scholar
    • Export Citation
  • [4]

    Koren I. , Krishna C. M. (2007), Fault-Tolerance Systems. Elsevier Inc., San Francisco.

  • [5]

    Xiong N. , Cao M., He M. J., Shu, L. (2009), A survey on fault tolerance in distributed network systems. Proceedings of the 2009 International Conference on Computational Science and Engineering, Vancouver, 29–31 August 2009, 10651070. http://dx.doi.org/10.1109/CSE.2009.497.

    • Search Google Scholar
    • Export Citation
  • [6]

    Jung H. , Shin D., Kim H., Lee H. Y. (2005), Design and implementation of multiple fault tolerant MPI over Myrinet (M3). In: Proceedings of the 2005 ACM/IEEE Conference on Supercomputing, IEEE Computer Society, Washington DC, 32. http://dx.doi.org/10.1109/SC.2005.22

    • Search Google Scholar
    • Export Citation
  • [7]

    Coulouris G. , Dollimore J., Kindberg T. (2001), Distributed Systems: Concepts and Design. 4th edition, Pearson Education Ltd., New York.

    • Search Google Scholar
    • Export Citation
  • [8]

    von Neumann J. (1956), Probabilistic Logics. Auromafa Studies, Princeton University Press.